



Inside Apple Secure Enclave Processor in 2025

- **Quentin Salingue**
 - Security expert @ Synacktiv
- **Synacktiv**
 - Offensive security company
 - ~200 ninjas
 - We are hiring!

Agenda

- Overview of the Secure Enclave Processor
- Pointer Authentication
- SEP patches
- Trusted Boot Monitor

Overview of the Secure Enclave Processor

Overview of the Secure Enclave Processor

- **Cryptographic coprocessor since iPhone 5S (2013)**

- Dedicated AES engine
- Encrypted memory
- Communication with the AP through a mailbox

- **Handles**

- User data encryption
- Biometrics (Unlocks and Apple Pay)
- HDCP

Overview of the Secure Enclave Processor

- **Public information**

- Demystifying the Secure Enclave Processor (2016)
- SEPOS: A Guided Tour (2018)
- Attack Secure Boot of SEP (2020)
- Apple platform security guide

- **Blackbird vulnerability in 2020**

- Unpatchable vulnerability in SEPROM
- Integer overflow leading to access to encrypted memory
- Allows arbitrary firmware upload on A8 to A10

Overview of the Secure Enclave Processor

Getting a look at the code

- Leaked SEPROMs available on <https://securerom.fun/>
- SEPOS firmware in IPSW
 - Still encrypted
 - Most keys are leaked: https://theapplewiki.com/wiki/Firmware_Keys/26.x
 - Thanks to people who leak keys <3
 - IDA loader: <https://github.com/Proteas/sep-fw-dyld-cache-loader>

Overview of the Secure Enclave Processor

Tooling

- Using the awesome `ipsw` by blacktop:

```
$ ipsw extract -p sep -r https://updates.cdn-apple.com/2025SpringFCS/fullrestores/082-45632/B8A6EB88-60C3-4236-B8D8-D99CE1F98E34/iPhone16,2_18.5_22F76_Restore.ipsw
  • Extracting files matching pattern "sep"
    6.77 MiB / 6.77 MiB [=====| ✓ ] 6.16 MiB/s
    2.82 KiB / 2.82 KiB [=====| ✓ ] ✓
    20.64 KiB / 20.64 KiB [=====| ✓ ] ✓
    1.13 KiB / 1.13 KiB [=====| ✓ ] ✓
  • Created 22F76_iPhone16,2/22F76_iPhone16,2/Firmware/all_flash/sep-firmware.d84.RELEASE.im4p
  • Created 22F76_iPhone16,2/22F76_iPhone16,2/Firmware/all_flash/sep-firmware.d84.RELEASE.im4p.plist
  • Created 22F76_iPhone16,2/22F76_iPhone16,2/Firmware/all_flash/sep-patches.d84.im4p
  • Created 22F76_iPhone16,2/22F76_iPhone16,2/Firmware/all_flash/sep-patches.d84.im4p.plist

$ ipsw img4 im4p extract 22F76_iPhone16,2/22F76_iPhone16,2/Firmware/all_flash/sep-patches.d84.im4p --iv bb434e0ac4acfb132ce4f24d6a3ae487
  --key 7514150492aa82602ae64cba9e7250dc84d88088fa191892463d5f1120891541
  • Decrypting Payload      path=22F76_iPhone16,2/22F76_iPhone16,2/Firmware/all_flash/sep-patches.d84.dec
```

Overview of the Secure Enclave Processor

Boot process

- **SEP starts executing SEPROM code**
 - SEPROM is written once in factory
 - Read-only afterwards
- **AP sends signed SEP firmware in Image4 format**
 - DER-encoded format used by Apple for firmwares
 - Two main components
 - IM4P: firmware
 - IM4M: manifest (metadata + signature)

Overview of the Secure Enclave Processor

Boot process

- **SEPROM validates the firmware**

- RSA 4096 with hardcoded CA certificate
- Checks manifest metadata matches current phone

```
155:d=9  hl=2  l= 11 cons: SEQUENCE
157:d=10 hl=2  l=  4 prim: IA5STRING      :CHIP
163:d=10 hl=2  l=  3 prim: INTEGER       :8140
211:d=9  hl=2  l= 15 cons: SEQUENCE
213:d=10 hl=2  l=  4 prim: IA5STRING      :ECID
219:d=10 hl=2  l=  7 prim: INTEGER       :123456789ABCDE
7799:d=7  hl=2  l=  4 prim: IA5STRING      :sepi
7805:d=7  hl=4  l= 444 cons: SET
7809:d=8  hl=7  l= 58 cons: priv [ 1145525076 ]
7816:d=9  hl=2  l= 56 cons: SEQUENCE
7818:d=10 hl=2  l=  4 prim: IA5STRING      :DGST
7824:d=10 hl=2  l= 48 prim: OCTET STRING  [HEX DUMP]:EEA317AD6643BEC10A60157B0ED2F3929888652EBAEF6193163DB674346C503FFBFE929934D22078959F5918E3EE2CB7
```

- **SEPROM loads the firmware in memory and jumps to it**

Overview of the Secure Enclave Processor

Kernel

- **L4-based microkernel**
 - Handles hardware privileged operations
 - Memory mapping
 - Interrupt handling
 - Thread scheduling
- **Syscalls used to be easy to reverse**
 - 1 ID maps to 1 syscall
 - Now each object type has its own dispatch table

Overview of the Secure Enclave Processor

Kernel objects

Type	Name
2	Physical address
3	CNode (Object storage)
4	Thread
5	Endpoint address (IPC)
6	Unknown
7	Notify
8	Interrupt
9	Debug
10	Unused

Type	Name
11	Process
12	Address space
13	Page Table Level 1
14	Page Table Level 2
15	Page Table Level 3
16	Process info
17	Control
18	Power management
19	Timer

Overview of the Secure Enclave Processor

SEPOS

- **Userland "kernel" (SEPOS)**
- **Drivers to interact with peripherals**
 - PRNG, AES, ...
- **Applications to interact with AP**
 - Keystore
- **Communications between apps using IPC**

Pointer Authentication

Pointer Authentication

Quick recap

- **ARM instruction set extension**
 - Cryptographic signature of pointers
 - Stored in the high bits of the pointer
 - Prevents overwriting by an attacker
 - Introduced in A12 (2018)
- **2 set of keys: A and B**
 - Instruction (IA and IB)
 - Data (DA and DB)
 - General (GA)
- **Dedicated instructions to sign and use the pointers**
 - `PAC{I, D}{A, B}` : sign a pointer
 - `BLRA{A, B}` : verify pointer signature and branch

Pointer Authentication

Quick recap

- **Signed pointer recipe:**
 - the pointer
 - an optional context
 - eg: where the pointer is stored
 - an optional diversifier
- **Example virtual function call:**

LDR	X9, [X8, #8]!	; X8 contains the vtable address ; Load function pointer from vtable
MOV	X17, X8	; Use vtable address as the context
MOVK	X17, #0xBBBF, LSL#48	; Add 0xBBBF diversifier
BLRAA	X9, X17	; Authenticate pointer using context and diversifier, branch

Pointer Authentication

SEPROM

- **Only key IB is set on A14+ (2020)**
 - Used to sign return addresses
 - Compiler still emits BLRAA
 - Authentication is ignored
- **Key IA is set on A18 (2024)**
 - Used to sign function pointers
 - Uses chained fixups to provide signature information
 - Signing done in early boot
- **Keys are generated using the hardware RNG**

Pointer Authentication

SEPOS

- **Kernel generates the keys for SEPOS**
 - Address of the fixup chain is hardcoded
- **SEPOS generates random keys for each process**
- **At startup, each app will:**
 - Look up the segment command `LC_SEP_CHAINED_FIXUPS` (`0x8000002`)
 - Iterate over the chain and signs the pointers
 - Look up the segment command `LC_SEP_SHLIB_CHAIN` (`0x8000001`)
 - Points to the header of the shared library
 - Apply the fixups for the shared library
 - Ask SEPOS to be marked read-only

Pointer Authentication

Chained fixups

- From the dyld sources:

```
// DYLD_CHAINED_PTR_ARM64E
struct dyld_chained_ptr_arm64e_auth_rebase
{
    uint64_t    target      : 32,      // runtimeOffset
    diversity   : 16,
    addrDiv    : 1,
    key        : 2,
    next        : 11,      // 4 or 8-byte stride
    bind        : 1,      // == 0
    auth        : 1;      // == 1
};
```

Pointer Authentication

Chained fixups example

- **0x8011BBBBF000036EC**
 - **0x8011**
 - auth=1
 - bind=0
 - next=2
 - key=0 (IA)
 - addrDiv=1
 - **0xBBBF** PAC diversifier
 - **0x000036EC** offset from the base address

```
00000004000AC038 /  
:00000004000AC038  
:00000004000AC040  
:00000004000AC048  
DCQ 0x8011BBBBF000036EC  
DCQ 0  
DCQ 0x8009D3A1000035DC
```

SEP Patches

SEP patches

- **New firmware file introduced in A17 (iPhone 15 Pro)**
 - Also sent by AP
- **Allows for "patching" of the immutable ROM**
- **File format is no longer an IMG4**
 - Small header with offset/size to IM4P/IM4M
- **Validated like the firmware**
- **Loaded at a fixed address**

SEP patches

Patch usage

- Used like a hook at various points of the boot process :

```
copyin_firmware(fw, v7, v6);
dprintf_trace(0x20006LL);
call_sep_patches_with_context(8LL);
bzero(&v30, 0x240uLL);
sep_img4_validate(a2, v32, v31, 2u, &v30);
if ( v31 < v30.payload.length ) { panic(0x123); }
call_sep_patches_with_context(9LL);
```

- Context :

```
struct sep_patches_ctx
{
    uint64_t field_0;
    void (_fastcall *dtrace)(uint64_t);
    uint64_t field_10;
    void (_fastcall _noreturn *panic)(uint64_t);
    uint32_t (_fastcall *get_chip_revision)();
    uint64_t (_fastcall *get_board_id)();
};
```

SEP patches

Patch code as of iOS 26.0

- Just a big switch-case with tracing logic:

```
void __fastcall sub_4000(__int64 id, patches_ctx *ctx)
{
    switch ( (int)id )
    {
        /* more cases */
        case 8:
            if ( !ctx )
                patch_panic(id);
            ctx->dtrace(0x101011LL);
            break;
        case 9:
            if ( !ctx )
                patch_panic(id);
            ctx->dtrace(0x101013LL);
            break;
        /* more cases */
        default:
            if ( !ctx )
                patch_panic(id);
            ctx->panic(0x124);
            break;
    }
}
```

Trusted Boot Monitor

Trusted Boot Monitor

Version 1

- **ARM coprocessor**
 - Added to A13+ devices (2019)
- **Monitors the execution of the SEPROM**
 - Marks SEPROM pages as executable (and read-only)
 - Resets SEP to start of the SEPROM
- **SEP can no longer jump to firmware directly:**
 - SEP sends the address of SEPOS to TBM
 - TBM marks pages as executable
 - TBM resets SEP to start of SEPOS

Trusted Boot Monitor

Version 2

- **Version 2 added to A17+ devices (2023)**
 - Also added on the AP side for A16+ devices (2022)
- **Requires a manifest sent by the AP**
 - Found in the SHSH under **SEP-TBM**
- **Contains 2 structs:**
 - `ucer` : `uCertificate`
 - `ucon` : `uContainer`

Trusted Boot Monitor

uCert

- **uCertificate:**

- ECDSA P384 key used to sign **ucon**
- Signed by an hardcoded key in the TBM
 - Same key for all SEP
 - AP key is different
- Contains properties related to the platform:
 - **CHIP** , **SDOM** , **SCEP**

Trusted Boot Monitor

user

00000000:	69 96 42 C9 6E 18 5A 93 75 09 4C 5B 52 21 C5 72
00000010:	4F FF 66 FF 86 75 57 34 3E 70 16 BB F0 F2 DC 61
00000020:	D4 10 DD 23 65 E3 F0 F1 90 07 65 81 81 65 16 8A
00000030:	1C EA E1 47 DE B0 DC 0E 90 14 C4 08 4B 77 08 23
00000040:	84 B4 48 F7 DD DB E3 B2 08 C1 55 4F E5 2E 38 E4
00000050:	EA 98 F3 92 01 C8 00 BA A1 55 3B A0 78 A7 3A 17
00000060:	40 81 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00000070:	3C C3 5A A5 30 C0 50 A0 01 00 00 00 00 00 00 00 00 00 00
00000080:	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00000090:	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
000000a0:	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
000000b0:	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
000000c0:	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
000000d0:	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
000000e0:	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
000000f0:	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00000100:	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00000110:	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00000120:	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00000130:	00 00 00 00 00 00 00 00 93 CA A5 C9 93 CA A5 C9
00000140:	93 CA A5 C9 93 CA A5 C9 93 CA A5 C9 6C 35 5A 36
00000150:	93 CA A5 C9 93 CA A5 C9 6C 35 5A 36 93 CA A5 C9
00000160:	93 CA A5 C9 93 CA A5 C9 93 CA A5 C9 93 CA A5 C9
00000170:	93 CA A5 C9 93 CA A5 C9 93 CA A5 C9 93 CA A5 C9
00000180:	93 CA A5 C9 93 CA A5 C9 6C 35 5A 36 93 CA A5 C9
00000190:	93 CA A5 C9 6C 35 5A 36 93 CA A5 C9 93 CA A5 C9
000001a0:	6C 35 5A 36 93 CA A5 C9 93 CA A5 C9 6C 35 5A 36
000001b0:	6C 35 5A 36 6C 35 5A 36 6C 35 5A 36 6C 35 5A 36
000001c0:	6C 35 5A 36 6C 35 5A 36 93 CA A5 C9 93 CA A5 C9
000001d0:	6C 35 5A 36 93 CA A5 C9 93 CA A5 C9 6C 35 5A 36
000001e0:	93 CA A5 C9 93 CA A5 C9 6C 35 5A 36 2A 36 FA 86
000001f0:	16 DA 49 3B 16 F0 92 80 EB 74 BB F5 2D F3 D4 1D
00000200:	0C 4D 6F 92 3E 03 B9 52 70 97 E7 F8 F9 0D F9 60
00000210:	7E 3E 30 5C 1D A0 AC 41 D0 34 F6 07 27 4E 84 F6
00000220:	D5 45 CE 85 BC 2E C8 59 C2 C8 9F 9C 9F 2A 6A 08
00000230:	C0 24 6E 7B 4E 0F E0 0E 5D 35 66 AB AA 38 3B 93
00000240:	8C CF 0A 0D CC 24 A4 69 71 EF 4A BD

P384 key

Platform information

Booleans

Signature

- Glitch-resistant booleans

 - TMM:

 - 0: 0x365A356C

 - 1: 0xC9A5CA93

- AP fuses

 - 0: 0xA050C030

 - 1: 0xA55AC33C

Trusted Boot Monitor

uCON

- **uContainer:**

- Like IMG4 Manifest properties
- Contains informations related a specific device and firmware version:
 - CHIP, SDOM, SCEP
 - ECID, BORD, CPRO, snon
 - hash of the firmware
 - hash of the IMG4 manifest
- Signed with the ucer key

Trusted Boot Monitor

Boot process

- AP sends the TBM manifest (ucer+ucon) to SEPROM
- SEPROM sends it to TBM
- TBM checks:
 - signatures of ucer and ucon
 - the properties of ucer and ucon match
 - CHIP, SDOM, SCEP

Trusted Boot Monitor

Boot process

- AP then sends patches
- SEPROM validates patches and sends them to TBM
- TBM checks:
 - the properties of the TBM manifest against the fuses
 - hash of firmware is the same as in TBM manifest
 - hash of the IMG4 manifest is the same as in TBM manifest
- TBM marks the patches as executable

Conclusion

- **Currently, SEP patches are a no-op**
- **Trusted Boot Monitor adds yet another layer of security**
 - Need a vulnerability in TBM to get code execution on SEP
- **Good example of defense in depth by Apple**
 - locking_apple_logo.gif



<https://www.linkedin.com/company/synacktiv>



<https://x.com/synacktiv>



<https://bsky.app/profile/synacktiv.com>



<https://synacktiv.com>